• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    An electronic memory device (1) having electrically programmable memory cells, an address bus (30) for addressing the memory cells, and also a controllable programming voltage pump (22) for producing a programming voltage for the memory cells. The electronic memory device is distinguished by a switching device (23) which can be actuated by a test mode signal and which can be used to connect the address bus (30) to the programming voltage pump (22) in a test mode such that a prescribable test programming voltage can be set using supplied address bits.
    公开号:US20010002887A1
    申请号:US09/748,473
    申请日:2000-12-26
    公开日:2001-06-07
    发明作者:Heiko Fibranz
    申请人:Siemens AG；
    IPC主号:G11C29-46
    专利说明:
    [0001] This is a continuation of copending international application PCT/DE98/01738, filed Jun. 24, 1998, which designated the United States. [0001] BACKGROUND OF THE INVENTION Field of the Invention
    [0002] The invention relates to an electronic memory device having electrically programmable memory cells, an address bus for addressing the memory cells, and a controllable programming voltage pump for producing a programming voltage for the memory cells. [0002]
    [0003] Electronic memory devices of this kind are generally produced on a semiconductor chip containing, for example, an EEPROM module (Electrically Erasable Programmable Read-Only Memory) having an EEPROM array and a programmable voltage pump, and also a further module which has decoding and logic circuits and to which the inputs and outputs of the chip are connected. In this context, the memory array represents the actual memory and includes a configuration made up of a plurality of memory cells. [0003]
    [0004] To program the individual EEPROM memory cells, a programming voltage of, for example, 20 V needs to be applied to them, where the programming voltage is much higher than the supply voltage of, for example, 5 V. The optimum programming voltage is obtained on the chip from the supply voltage using the regulated voltage pump. [0004]
    [0005] EP-A 0 594 294 has disclosed an electronic memory device which has electrically programmable memory cells, an address bus for addressing the memory cells and also a controllable programming voltage pump for producing a programming voltage for the memory cells. [0005]
    [0006] After such a semiconductor chip has been manufactured, the EEPROM needs, amongst other things, to be tested for its operability. For this, special programming commands used to program the memory array are provided. [0006]
    [0007] In one of these tests, the programming voltage is lowered to a particular value, for example, in order to check whether the memory cells are just short of being reprogrammed at this programming voltage. [0007]
    [0008] This programming voltage is supplied to the semiconductor chip externally via an additional test pad. This test pad is not required for normal operation of the memory device, however, and takes up chip area which is not available for enlarging the storage capacity, or makes the chip larger than it would actually need to be. [0008] SUMMARY OF THE INVENTION
    [0009] It is accordingly an object of the invention to provide an electronic memory device of the type mentioned in the introduction in which the aforementioned test pad is not necessary for carrying out the operational test on the memory. [0009]
    [0010] With the foregoing and other objects in view there is provided, in accordance with the invention an electronic memory device including electrically programmable memory cells; an address bus for addressing the memory cells; a controllable programming voltage pump for producing a programming voltage for the memory cells; and a switching device configured for actuation in a test mode by a test mode signal and for connecting the address bus to the programming voltage pump in the test mode such that the programming voltage can be set to a predetermined test programming voltage using address bits supplied on the address bus. [0010]
    [0011] In particular, the electronic memory device mentioned in the introduction is provided with a switching device which can be actuated by means of a test mode signal and can be used to connect the address bus to the programming voltage pump in a test mode such that a predetermined or prescribable test programming voltage can be set using supplied address bits. [0011]
    [0012] One advantage of this solution is that the use of the address bits in the command structure of the chip means that no additional complexity is necessary in the command decoder or in the control logic in order to transmit the nominal variable to the programming voltage pump. [0012]
    [0013] In addition, in the case in which security-related data is stored in the memory, the absence of the test pad removes a point of access for a potential hacker. The test commands can be permanently locked in the chip before it leaves the factory, so that no further manipulation is possible. [0013]
    [0014] Finally, the memory device requires less space on the chip, which means that the storage density of the chip can be increased for the same dimensions, or the chip can be made smaller for the same storage capacity. [0014]
    [0015] Accordingly, the test programming voltage which can be prescribed is, in particular, a voltage at which the memory cells, in the fault-free state, are just short of being reprogrammable. [0015]
    [0016] In accordance with an added feature of the invention, the memory cells preferably form an EEPROM array. However, other memory types in which a programming voltage is required in order to change the memory content and needs to be varied for test purposes are also possible. [0016]
    [0017] In accordance with an additional feature of the invention, the prescribable test programming voltage can be set in the test mode preferably using a programming command. [0017]
    [0018] In accordance with another feature of the invention, the switching device is a multiplexer. [0018]
    [0019] In accordance with a further feature of the invention, the programming voltage pump is regulated, so that a nominal variable for the test programming voltage can be prescribed in the test mode using the address bits. [0019]
    [0020] Other features which are considered as characteristic for the invention are set forth in the appended claims. [0020]
    [0021] Although the invention is illustrated and described herein as embodied in an electronic memory device, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims. [0021]
    [0022] The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings. [0022] BRIEF DESCRIPTION OF THE DRAWINGS
    [0023] FIG. 1 shows a basic circuit diagram of such an embodiment; and [0023]
    [0024] FIGS. 2[0024] a and 2 b show the structure of various commands to be applied to the circuit shown in FIG. 1. DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0025] Referring now to the figures of the drawing in detail and first, particularly, to FIG. 1 thereof, there is shown an electronic memory device [0025] 1 having inputs and outputs 2, a first circuit module 10 and a second circuit module 20. The electronic memory device 1 also includes an address bus 30 connecting the two circuit modules 10 and 20.
    [0026] The first circuit module [0026] 10 comprises a command decoder and circuits for the drive logic. In addition, the inputs and outputs 2 of the memory device 1 are connected to this module.
    [0027] The second circuit module [0027] 20 contains a memory array 21 with a plurality of individual memory cells, a programming voltage pump with a regulator 22 and also a multiplexer 23, to whose input 23 a the address bus 30 is connected. The multiplexer 23 has two outputs 23 b, 23 c, one of which is connected to the memory array 21 and the other of which is connected to the programming voltage pump 22. The multiplexer 23 fulfills the function of a changeover switch for the address bus 30 connected to its input 23 a between the memory array 21 and the programming voltage pump 22. The changeover procedure is controlled by means of a test mode signal supplied to a control input 23 d.
    [0028] After such an electronic memory device [0028] 1 has been manufactured, it needs to be tested for fault-free operability. In particular, it is necessary to ensure that the memory cells are reprogrammed only when a prescribed programming voltage is reached, and not beforehand at a much lower voltage. This is because this would present the risk of unintentionally changing the contents of the memory cells if, for example, the supply voltage rises on account of unforeseen circumstances. With an appropriate test, the programming voltage is lowered to a particular value in order to check whether the memory cells are just short of being able to be reprogrammed at this voltage. Since this test involves all the memory cells being examined at once, they do not need to be addressed.
    [0029] To carry out the test, therefore, the multiplexer [0029] 23 is driven via its control input 23 d by means of a test mode signal, so that the address bus 30 is now connected to the second output 23 c, which is connected to the programming voltage pump 22. Next, the programming voltage is lowered to the predetermined value via the address bus 30, and the address bits then enter the control loop of the programming voltage pump 22 directly and prescribe the new nominal variable for the lowered programming voltage. Finally, the multiplexer 23 is switched back again, and the memory cells can be examined to determine whether their contents have changed.
    [0030] Setting the programming voltage can easily be implemented in the command structure of the chip. [0030]
    [0031] In the case of an inherently known structure (shown in FIG. 2[0031] a) of the read and programming commands with command, address and data parts, the programming command in the test mode can have the form shown in FIG. 2b. In this case, bits 8 to 15 of the address part are used to set the test programming voltage, for example, while bits 0 to 7 of the command part can be used for further test mode settings or can be assigned the value “don't care”.
    权利要求:
    Claims (7)
    [1" id="US-20010002887-A1-CLM-00001] 1. An electronic memory device comprising:
    electrically programmable memory cells;
    an address bus for addressing said memory cells;
    a controllable programming voltage pump for producing a programming voltage for said memory cells; and
    a switching device configured for actuation in a test mode by a test mode signal and for connecting said address bus to said programming voltage pump in the test mode such that the programming voltage can be set to a predetermined test programming voltage using address bits supplied on said address bus.
    [2" id="US-20010002887-A1-CLM-00002] 2. The electronic memory device according to
    claim 1 , wherein the predetermined test programming voltage is a voltage at which said memory cells, in a fault-free state, are just short of being re-programmable.
    [3" id="US-20010002887-A1-CLM-00003] 3. The electronic memory device according to
    claim 1 , comprising an EEPROM array formed by said memory cells.
    [4" id="US-20010002887-A1-CLM-00004] 4. The electronic memory device according to
    claim 1 , wherein the predetermined test programming voltage can be set in the test mode using a programming command.
    [5" id="US-20010002887-A1-CLM-00005] 5. The electronic memory device according to
    claim 1 , wherein said switching device is a multiplexer.
    [6" id="US-20010002887-A1-CLM-00006] 6. The electronic memory device according to
    claim 1 , wherein said programming voltage pump is a regulated voltage pump, and a nominal variable for the predetermined test programming voltage can be prescribed in the test mode using the address bits.
    [7" id="US-20010002887-A1-CLM-00007] 7. The electronic memory device according to
    claim 1 , wherein the address bits supplied in the test mode are stored in the memory device as a component part of one or more test programming commands and can be executed as required.
    类似技术:
    公开号 | 公开日 | 专利标题
    US5864506A|1999-01-26|Memory having selectable output strength
    US5111079A|1992-05-05|Power reduction circuit for programmable logic device
    EP0253530B1|1991-10-09|Dynamically reconfigurable array logic
    US7609087B1|2009-10-27|Integrated circuit device programming with partial power
    US6888733B2|2005-05-03|Multiple chip system including a plurality of non-volatile semiconductor memory devices
    CN100536339C|2009-09-02|Comparator circuit, comparator, level sensing circuit and threshold voltage setting method
    US20010043081A1|2001-11-22|Universal logic chip
    US6496409B2|2002-12-17|Variable capacity semiconductor memory device
    CN100353454C|2007-12-05|A secure poly fuse rom with a power-on or on-reset hardware security features and method therefor
    US5248908A|1993-09-28|3-state bidirectional buffer and portable semiconductor storage device incorporating the same
    US6483183B1|2002-11-19|Integrated circuit | package with a microcontroller having an n-bit bus and up to n-pins coupled to the microcontroller
    US7475165B2|2009-01-06|Semiconductor data storage apparatus
    US6366510B2|2002-04-02|Electronic memory device
    US5426432A|1995-06-20|IC card
    EP0574026A2|1993-12-15|Semiconductor integrated logic circuit with a test mode
    JPH05334203A|1993-12-17|Memory control circuit for memory card
    JP2001273773A|2001-10-05|Semiconductor memory
    US6891771B2|2005-05-10|Circuit and method for selecting an operational voltage mode in a semiconductor memory device
    US5893923A|1999-04-13|Microcontroller utilizing a circuit to select during reset process an internal or external memory as base memory
    US7606104B2|2009-10-20|Semiconductor memory device and electric power supply method
    US6556485B2|2003-04-29|Output buffer capable of adjusting current drivability and semiconductor integrated circuit device having the same
    US6381192B1|2002-04-30|Address buffer in a flash memory
    US6119253A|2000-09-12|Method and device for setting a plurality of test modes using external pins
    US20030075716A1|2003-04-24|Semiconductor device with high speed switching of test modes
    US20010035536A1|2001-11-01|Integrated semiconductor circuit, in particular a semiconductor memory configuration, and method for its operation
    同族专利:
    公开号 | 公开日
    EP1088311A1|2001-04-04|
    US6366510B2|2002-04-02|
    DE59804216D1|2002-06-27|
    CN1310847A|2001-08-29|
    KR20010053128A|2001-06-25|
    WO1999067791A1|1999-12-29|
    MXPA00012846A|2002-06-04|
    UA52828C2|2003-01-15|
    CN1127090C|2003-11-05|
    BR9815918A|2001-02-20|
    RU2216796C2|2003-11-20|
    EP1088311B1|2002-05-22|
    AT218004T|2002-06-15|
    JP2002532813A|2002-10-02|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20050036947A1|2003-08-12|2005-02-17|General Electric Company|Target-specific activatable polymeric imaging agents|US5177745A|1990-09-26|1993-01-05|Intel Corporation|Memory device with a test mode|
    US5291446A|1992-10-22|1994-03-01|Advanced Micro Devices, Inc.|VPP power supply having a regulator circuit for controlling a regulated positive potential|
    JP3331481B2|1993-07-14|2002-10-07|日本テキサス・インスツルメンツ株式会社|Test circuit for semiconductor device|
    US5606532A|1995-03-17|1997-02-25|Atmel Corporation|EEPROM array with flash-like core|
    US5615159A|1995-11-28|1997-03-25|Micron Quantum Devices, Inc.|Memory system with non-volatile data storage unit and method of initializing same|
    US5650734A|1995-12-11|1997-07-22|Altera Corporation|Programming programmable transistor devices using state machines|
    KR0185611B1|1995-12-11|1999-04-15|김광호|High voltage level optimization circuit of eeprom and its method|
    US6154851A|1997-08-05|2000-11-28|Micron Technology, Inc.|Memory repair|US7073094B1|2002-05-09|2006-07-04|Winbond Electronics Corporation|Method and systems for programming and testing an embedded system|
    JP2004110871A|2002-09-13|2004-04-08|Fujitsu Ltd|Nonvolatile semiconductor storage device|
    JP2005071556A|2003-08-28|2005-03-17|Renesas Technology Corp|Semiconductor storage device and semiconductor integrated circuit device|
    US10261876B2|2016-11-08|2019-04-16|Micron Technology, Inc.|Memory management|
    法律状态:
    2001-12-19| AS| Assignment|Owner name: SIEMENS AKTIENGESELLSCHAFT, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FIBRANZ, HEIKO;REEL/FRAME:012370/0622 Effective date: 20010118 |
    2005-09-23| FPAY| Fee payment|Year of fee payment: 4 |
    2009-11-09| REMI| Maintenance fee reminder mailed|
    2010-04-02| LAPS| Lapse for failure to pay maintenance fees|
    2010-05-03| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2010-05-25| FP| Expired due to failure to pay maintenance fee|Effective date: 20100402 |
    优先权:
    申请号 | 申请日 | 专利标题
    PCT/DE1998/001738|WO1999067791A1|1998-06-24|1998-06-24|Electronic test memory device|
    [返回顶部]